

www.ti.com

SLIS141A-DECEMBER 2012-REVISED JANUARY 2013

Power Logic 12-CHANNEL SHIFT REGISTER LED DRIVER

Check for Samples: TLC6C5912-Q1

## **FEATURES**

- Wide V<sub>CC</sub> From 3 V to 5.5 V
- Output Maximum Rating of 40 V
- Twelve Power DMOS Transistor Outputs of 50mA Continuous Current with V<sub>CC</sub> = 5 V
- Thermal Shutdown Protection
- Enhanced Cascading for Multiple Stages
- All Registers Cleared With Single Input
- Low Power Consumption
- Slow Switching Time (t<sub>r</sub> and t<sub>f</sub>), Which Helps Significantly With Reducing EMI
- 20-Pin TSSOP-PW Package
- 20-Pin DW Package

## **APPLICATIONS**

- Instrumentation Cluster
- Tell-Tale Lamps
- LED Illumination and Control




Figure 1. Typical Application Schematic

## DESCRIPTION

The TLC6C5912-Q1 is a monolithic, medium-voltage, low-current power 12-bit shift register designed for use in systems that require relatively moderate load power, such as LEDs.

This device contains a 12-bit serial-in, parallel-out shift register that feeds a 12-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shiftregister clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shift register clear (CLR) is high. A low on CLR clears all registers in the device. Holding the output enable  $(\overline{G})$  high holds all data in the output buffers low, and all drain outputs are off. Holding  $\overline{G}$  low makes data from the storage register transparent to the output buffers. When data in the output buffers is low, the DMOS transistor outputs are off. When data is high, the DMOS transistor outputs have sink-current capability. The serial output (SER OUT) clocks out of the device on the falling edge of SRCK to provide additional hold time for cascaded applications. This provides improved performance for applications where clock signals may be skewed, devices are not located near one another, or the system must tolerate electromagnetic interference. The device contains a built-in thermal shutdown protection.

Outputs are low-side, open-drain DMOS transistors with output ratings of 40 V and 50 mA continuous sink-current capabilities when  $V_{CC} = 5$  V. The current limit decreases as the junction temperature increases for additional device protection. The device also provides up to 2000 V of ESD protection when tested using the human-body model and the 200-V machine model.

The TLC6C5912-Q1characterization is for operation over the operating ambient temperature range of  $-40^{\circ}$ C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# TLC6C5912-Q1


#### SLIS141A - DECEMBER 2012 - REVISED JANUARY 2013

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



LOGIC DIAGRAM (Positive Logic)

Figure 2. Logic Diagram of TLC6C5912-Q1



www.ti.com

#### **ORDERING INFORMATION**

LABEL	PACKAGE	DESCRIPTION	ORDERABLE PART#	STATUS						
TLC6C5912	TSSOP – PW-20	12-bit shift register LED driver	TLC6C5912QPWRQ1	Active						
TLC6C5912	DW-20	12-bit shift register LED driver	TLC6C5912QDWRQ1	Preview						

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			VALUE	UNIT
$V_{CC}$	Logic sup	pply voltage	8	V
VI	Logic input-voltage range		–0.3 to 8	V
$V_{\text{DS}}$	Power DMOS drain-to-source voltage		42	V
	Continuo	us total dissipation	See Thermal Information table	
	ESD <sup>(2)</sup>	Electrostatic Discharge HBM	2	kV
	Тор	Operating ambient temperature	125	°C
TS	Storage temperature range		-55 to 165	°C
$T_J$	Operating	g junction temperature range	-40 to 150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The human body model is a 100-pF capacitor discharged through a 1.5-k $\Omega$  resistor into each pin.

#### THERMAL INFORMATION

		TLC6C	5912-Q1	
	THERMAL METRIC <sup>(1)</sup>	PW	SOIC	UNIT
		20 PINS	20 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	114.8	81.2	°C/W
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	44.1	45.4	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	61.3	49.1	°C/W
ΨJT	Junction-to-top characterization parameter	4.7	17.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	60.8	48.6	°C/W
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## **RECOMMENDED OPERATING CONDITIONS**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	3	5.5	V
$V_{\text{IH}}$	High-level input voltage	2.4		V
$V_{\text{IL}}$	Low-level input voltage		0.7	V
t <sub>su</sub>	Setup time, SER IN high before SRCK↑	15		ns
t <sub>h</sub>	Hold time, SER IN high after SRCK↑	15		ns
tw	Pulse duration	40		ns
T <sub>C</sub>	Operating case temperature	-40	125	°C



www.ti.com

### **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 5 V,  $T_{C}$  = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Drain0 to Drain11. Drain to source voltage					40	V
V	High-level output voltage,	I <sub>OH</sub> = -20 μA	4.9	4.99		V	
V <sub>OH</sub>	SER OUT	$I_{OH} = -4 \text{ mA}$	$-V_{CC} = 5 V$	4.5	4.69		v
V <sub>OL</sub>	Low-level output voltage,	I <sub>OH</sub> = 20 μA	V <sub>CC</sub> = 5 V		0.00 1	0.01	V
OL	SER OUT	$I_{OH} = 4 \text{ mA}$			0.25	0.4	
I <sub>IH</sub>	High-level input current	$V_{CC} = 5 V, V_I = V_0$	cc		0.2		μA
IIL	Low-level input current	$V_{CC} = 5 V, V_{I} = 0$			-0.2		μA
I <sub>CC</sub>	Logic supply current	V <sub>CC</sub> = 5 V,	All outputs off		0.1	1	
		No clock signal	All outputs on		130	170	μA
I <sub>CC(FRQ)</sub>	Logic supply current at frequency	f <sub>SRCK</sub> = 5 MHz, C <sub>I</sub>	_ = 30 pF, all outputs on		300		μA
	Off-state drain current	$V_{DS}$ = 30 V, $V_{CC}$ =			0.1		
I <sub>DSX</sub>	On-State drain current	$V_{DS} = 30 \text{ V}, \text{ T}_{C} = 30 \text{ V}$	125°C, V <sub>CC</sub> = 5 V		0.15	0.3	μA
		$I_D = 20 \text{ mA}, V_{CC} =$	= 5 V, $T_A = 25^{\circ}C$ , single channel ON	6	7.4	8.6	
		$I_D = 50 \text{ mA}, V_{CC} =$	= 5 V, $T_A = 25^{\circ}C$ , all channels ON	6.7	8.9	9.6	
		$I_D = 20 \text{ mA}, V_{CC} =$	= 3.3 V, $T_A = 25^{\circ}C$ , single channel ON	7.9	9.3	11.2	
	Static drain-source on-state	$I_D = 20 \text{ mA}, V_{CC} =$	= 3.3 V, $T_A = 25^{\circ}C$ , all channels ON	8.7	10.6	12.3	0
r <sub>DS(on)</sub>	resistance	$I_{D} = 20 \text{ mA}, V_{CC} =$	= 5 V, $T_A$ = 125°C, single channel ON	9.1	11.2	12.9	Ω
		$I_{D} = 20 \text{ mA}, V_{CC} =$	= 5 V, $T_A$ = 125°C, all channels ON	10.3	13	14.5	
		$I_{\rm D}$ = 20 mA, V <sub>CC</sub> =	= 3.3 V, T <sub>A</sub> = 125°C, single channel ON	11.6	13.7	16.4	
		$I_{\rm D}$ = 20 mA, $V_{\rm CC}$ =	12.8	15.6	18.2		
T <sub>SHUTDOWN</sub>	Thermal shutdown trip point			150	175	200	°C
t <sub>HYS</sub>	Hysteresis				15		°C
		1					

Copyright © 2012–2013, Texas Instruments Incorporated

www.ti.com

#### SLIS141A - DECEMBER 2012 - REVISED JANUARY 2013

## SWITCHING CHARACTERISTICS


	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output from $\overline{G}$		210	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output from $\overline{G}$	75	ns	
t <sub>r</sub>	Rise time, drain output	250	ns	
t <sub>f</sub>	Fall time, drain output		200	ns
t <sub>pd</sub>	Propagation delay time, SRCK↓ to SEROUT	$C_{L} = 30 \text{ pF}, I_{D} = 48 \text{ mA}$	35	ns
T <sub>or</sub>	SEROUT rise time (10% to 90%)	C <sub>L</sub> = 30 pF	20	ns
T <sub>of</sub>	SEROUT fall time (90% to 10%)	C <sub>L</sub> = 30 pF	20	ns
f <sub>(SRCK)</sub>	Serial clock frequency	$C_L = 30 \text{ pF}, I_D = 20 \text{ mA}$	10	MHz
Т <sub>SRCK_W</sub> н	SRCK pulse duration, high		30	ns
T <sub>SRCK_WL</sub>	SRCK pulse duration, low		30	ns


TEXAS INSTRUMENTS

www.ti.com

#### **DEVICE INFORMATION**

#### **PIN CONFIGURATIONS**





#### Figure 3. PW-Package Pin Configuration of TLC6C5912-Q1

Figure 4. DW-Package Pin Configuration of TLC6C5912-Q1

NAME	NO.	I/O	DESCRIPTION
CLR	9	-	Shift register clear, active-low
DRAIN0	3	0	Open-drain output
DRAIN1	4	0	Open-drain output
DRAIN2	5	0	Open-drain output
DRAIN3	6	0	Open-drain output
DRAIN4	7	0	Open-drain output
DRAIN5	8	0	Open-drain output
DRAIN6	13	0	Open-drain output
DRAIN7	14	0	Open-drain output
DRAIN8	15	0	Open-drain output
DRAIN9	16	0	Open-drain output
DRAIN10	17	0	Open-drain output
DRAIN11	18	0	Open-drain output
G	10	Ι	Output enable, active-low
GND	20	-	Power ground
RCK	12	Ι	Register clock
SER IN	2	Ι	Serial-data input
SER OUT	11	0	Serial-data output
SRCK	19	I	Shift-register clock
Vcc	1	Ι	Power supply



www.ti.com

#### PIN DESCRIPTIONS

**CLR** is the signal <u>used</u> to clear all the <u>regi</u>sters. The storage register transfers data to the output buffer when shift register clear CLR is high. Driving CLR is low clears all the registers in the device.

**DRAIN0–DRAIN11** are the LED current-sink channels. These pins connect to the LED cathodes, and they can survive up to 40-V LED supply voltage. This is quite helpful during automotive load-dump conditions.

 $\overline{\mathbf{G}}$  is the LED channel enable and disable input pin. Having  $\overline{\mathbf{G}}$  low enables all drain channels according to the output-latch register content. When high, all channels are off.

**GND** is the ground reference pin for the device. This pin must connect to the ground plane on the PCB.

**RCK** is the storage register clock. The data in each shift register stage transfers to the storage register at the rising edge of RCK. Data in the storage register appears at the output whenever the output enable  $\overline{G}$  input signal is high.

**SER IN** is the serial data input. Data on SER IN loads into the internal register on each rising edge of SRCK.

**SER OUT** is the serial data output of the 12-bit serial shift register. The purpose of this pin is to cascade several devices on the serial bus. By connecting the SER OUT pin to the SER IN input of the next device on the serial bus to cascade, the data transfers to the next device on the falling edge of SRCK. This can improve the cascade application reliability, as it can avoid the issue that the second device receives SRCK and data input at the same rising edge of SRCK.

**SRCK** is the serial clock input. On each rising SRCK edge, data transfers from SER IN to the internal serial shift registers.

 $V_{cc}$  is the power supply pin voltage for the device. TI recommends adding a 0.1  $\mu$ F ceramic capacitor close to the pin.

#### THERMAL SHUTDOWN

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 170°C (typical). The thermal shutdown forces the device to have an open state when the junction temperature exceeds the thermal trip threshold. Once the junction temperature decreases below 160°C (typical), the device begins to operate again.

www.ti.com

NSTRUMENTS

ÈXAS

## **APPLICATION INFORMATION**

Figure 5 shows a typical cascade application circuit with two TLC6C5912-Q1 chips configured to cascade topology. The MCU generates all the input signals.





Figure 5. Typical Application Circuit



www.ti.com


#### SLIS141A-DECEMBER 2012-REVISED JANUARY 2013





NOTE A:  $C_L$  includes probe and jig capacitance.

#### Figure 6. Resistive-Load Test Circuit



#### PARAMETER MEASUREMENT INFORMATION (continued)

Figure 6 and Figure 7 show the resistive-load test circuit and voltage waveforms. One can see from Figure 7 that with  $\overline{G}$  held low and  $\overline{CLR}$  held high, the status of each drain changes on the rising edge of the register clock, indicating the transfer of data to the output buffers at that time.

### TIMING WAVEFORM







Figure 8 shows the SER IN to SER OUT waveform. The output signal appears on the falling edge of the shift register clock (SRCK) because there is a phase inverter at SER OUT (see Figure 2). As a result, it takes seven and a half periods of SRCK for data to transfer from SER IN to SER OUT.



SER OUT Propagation Delay Waveform

Figure 9. Switching Times and Voltage Waveforms

Figure 9 shows the switching times and voltage waveforms. Tests for all these parameters took place using the test circuit shown in Figure 7.




# TLC6C5912-Q1


TEXAS INSTRUMENTS

www.ti.com


#### SLIS141A-DECEMBER 2012-REVISED JANUARY 2013

#### **TYPICAL CHARACTERISTICS**










DRAIN-TO-SOURCE ON-STATE RESISTANCE vs DRAIN CURRENT






www.ti.com


60

## **TYPICAL CHARACTERISTICS**

20

#### Conditions for Figure 14, Figure 15, and Figure 16: All channels on






DRAIN-TO-SOURCE ON-STATE RESISTANCE

vs

**DRAIN CURRENT** 

vs

40 60 80 100 120 140



www.ti.com

#### **REVISION HISTORY**

#### Changes from Original (December 2012) to Revision A

	Texas
Y	<b>INSTRUMENTS</b>

Page



11-Sep-2013

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TLC6C5912QDWRQ1	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	TLC6C5912	Samples
TLC6C5912QPWQ1	PREVIEW	TSSOP	PW	20	70	TBD	Call TI	Call TI	-40 to 125		
TLC6C5912QPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	6C5912	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

11-Sep-2013

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC6C5912QDWRQ1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TLC6C5912QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

6-Mar-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC6C5912QDWRQ1	SOIC	DW	20	2000	367.0	367.0	45.0
TLC6C5912QPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



## LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated